Create Email Alert

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Senior ASIC Emulation and Top Level Verification Engineer

, , Finland

€ 60.000 - 80.000

Senior ASIC Emulation and Top Level Verification Engineer Swedium Global is the growing System Engineering and Solution Company, offers services like Semiconductor Engineering R&D Services, Embedded Systems Development, Custom Application Software Development, Web and Cloud Application Development, Testing Services, Consultancy and Outsourcing services to our clients across the globe for an onsite and offshore business model. Swedium Global is having presence in Sweden, Finland, Poland, Czech Republic and in India. Location: Remote India Job Description: Senior ASIC Emulation and Top Level Verification Engineer   As an Emulation and Top level verification engineer you will in tight collaboration with the ASIC top level verification team verify complex state-of- the-art ASICs. You will be responsible for the Emulation activities including synthesis, compilation and debug on the emulator. Much of the verification is SW based. Tests and drivers are mainly written in C.It is important to give fast feedback on the quality of the design to the projects. Debug is done in collaboration with the developers and system architects.  You will have the chance to work with• Develop emulation and verification strategy.• Drive emulation activities within ASIC & FPGA projects.• Develop test framework and test cases.• Write documents such as verification specification and reports.• Participate in daily and periodic agile meetings.• Continuously improve and optimize ways of working.• Coach younger colleagues. Requirements• At least 7 years of relevant work experience.• Your knowledge base spans from low level programming and detailed design knowledge up to system understanding.• Experience in VHDL and Verilog language• Experience on Palladium or Veloce synthesis, compilation and debug• Experience from HW debugger usage in lab, (e.i. Lauterbach, Green Hill)• Experience in Interface modelling for emulation• Experience in Test bench design• Structured approach to debug and investigation• Experienced in C programming.• Knowledge in scripting languages (Python, Perl, Linux Shell scripting etc.)• Communication and presentation skills in English are essential.• Travels may be needed but not required on a frequent basis. Following experience will be a beneficial asset• Knowledge in System Verilog Assertions.• Experiences in Formal verification.• Knowledge about mobile communication standards.• Embedded CPUs (ARM based).• Knowledge about several standard interfaces, such as Ethernet, I3C, SPI, SGMII, CPRI etc.• Experience from mix-signal design and verification. Personal qualificationsCommunication, collaboration, and knowledge sharing is natural for you as well as a structural way of working. Key Skills : Verification, Validation and Emulation,Veloce/TBX flow, Pallidium,Zebu,Veloce

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Senior ASIC Emulation and Top Level Verification Engineer jobs in , , Finland

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.